柴宝玉;林晓鹏;郭东辉;

• 1:厦门大学电子工程系
• 2:厦门大学物理系
• 3:厦门大学电子工程系 福建厦门361005
• 4:厦门睿智微电子技术有限公司

摘要(Abstract)：

随着数字信号处理技术的不断发展和人们对电子产品质量要求的不断提高,模数转换(A/D)集成电路芯片已成为电子产品设计中最关键的芯片器件之一,它的性能优劣直接决定着电子产品的质量.介绍了几种主要的A/D集成电路的基本原理,分析了各类A/D芯片的性能特点及其应用范围,指出了提高不同应用领域A/D芯片质量的关键技术及其发展趋势.

关键词(KeyWords)： 信号处理;A/D转换器;集成电路

Abstract:

Keywords:

基金项目(Foundation):

作者(Authors): 柴宝玉;林晓鹏;郭东辉;

参考文献(References)：

• [1]高光天.模数转换器应用技术[M].北京:科学出版社,2001:12-50,250-253.
• [2]Yang C K,Stojanovic V,Modjtahedi S.A serial-link transceiver based on8-G samples/s A/D and D/A con-vertersin0.25μm CMOS[J].IEEE J Solid-State Cir-cuits,2001,36:293-301.
• [3]Scholtens P C S,Vertregt M.A6-b1.6-Gsample/s Flash ADCin0.18-um CMOS Using Averaging Termination[J].IEEE J Solid-State Circuits,2002,37(12):1599-1609.
• [4]Sandner C,Clara M,Santner A.A6-bit1.2-GS/s low-power flash-ADCin0.13-μm digital CMOS[J].IEEE J Solid-State Circuits,2005,40(7):1499-1505.
• [5]Figueiredo P M,Vital J C.Averaging technique in flash analog-to-digital converters[J].Circuits and Systems,2004,51(2):233-253.
• [6]Choudhury J,Massiha G H.Efficient encoding scheme for ultra-fast flash ADC Silicon Monolithic Integrated Cir-cuitsin RF Systems[C]//2004Topical Meeting.2004:290-293.
• [7]Radhakrishnan S,Mingzhen Wang,Chien-In Henry Chen.A Low-Power4-b2.5Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Compara-tor and DCVSPG Encoder,Circuits and Systems,2005[C]//ISCAS2005IEEE International Symposium on.2005:6142-6145.
• [8]吴建辉.CMOS模拟集成电路分析与设计[M].北京:电子工业出版社,2004:285-290.
• [9]Yang H Y,Sarpeshkar R.Ati me-based energy-efficient analog-to-digital converter[J].IEEE J Solid-State Cir-cuits,2005,40(8):1590-1601.
• [10]Sasaki M,Mase M,Kawahito S.A wide dynamic range CMOS i mage sensor with multiple short-ti me exposures Sensors[C]//2004Proceedings of IEEE.2004:967-972.
• [11]Gan J,Yan S,AbrahamJ.Effects of noise and nonlinearity on the calibration of a non-binary capacitor arrayin a suc-cessive approxi mation analog-to-digital converter[C]//Design Automation Conference,2004.Proceedings of the ASP-DAC2004Asia and South Pacific.2004:292-297.
• [12]Lampinen H,Perala P,Vainio O.Novel Successive-Ap-proxi mation Algorithms[C]//Circuits and Systems,2005.ISCAS2005.IEEE International Symposium.2005:188-191.
• [13]Dabbagh-Sadeghipour K,Hadidi K,Khoei A.Anewarchi-tecture for area and power efficient,high conversion rate successive approxi mation ADCs[C]//Circuits and Sys-tems,2004.NEWCAS2004.The2nd Annual IEEE Northeast Workshop.2004:253-256.
• [14]Chi-Sheng Lin,Bin-Da Liu.A newsuccessive approxi ma-tion architecture for low-power low-cost CMOS A/Dcon-verter[J].IEEE J Solid-State Circuits,2003,38(1):54-62.
• [15]刘益成.信号处理与过抽样转换器[M].北京:电子工业出版社,1997.
• [16]Sun-Hong Ki m,Ho-Yeon Lee,Seok-Woo Choi.Wideband multi-bit third-order sigma-delta ADC for wireless transceivers[C]//ASIC,2003Proceedings5th Interna-tional Conference.2003:689-692.
• [17]Lewis S H,Fetterman HS.A10-b20-Msample/s analog-to-digital converter[J].IEEEJ Solid-State Circuits,1992,27(3):351-358.
• [18]王晶.模拟/数字转换技术及其发展趋势[J].微电子学,2005,35(3):221-225,235.
• [19]Ja-Hyun Koo,Yun-Jeong Ki m.An8-bit250MSPS CMOS pipelined ADC using open-loop architecture[C]//Ad-vanced System Integrated Circuits2004.Proceedings of2004IEEE Asia-Pacific Conference.2004:94-97.
• [20]Haider S,Ghosh A,Ravi sankar Prasad.A160MSPS8-bit pipeline based ADC VLSI Design[C]//2005.18th In-ternational Conference.2005:313-318.
• [21]Matsui H,Ueda M,Daito M.A14bit digitally self-cali-brated pipelined ADC with adaptive bias opti mization for arbitrary speeds up to40MS/s[C]//VLSI Circuits,2005Digest of Technical Papers.2005Symposium.2005:330-333.
• [22]Hung-Chih Liu,Zwei-Mei Lee,Jieh-Tsorng Wu.A15-b40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration[J].IEEEJ Solid-State Cir-cuits,2005,40(5):1047-1056.
• [23]Andersen T N,Briskemyr A,Telsto F.A97mW110MS/s12b pipeline ADCi mplemented in0.18umdigital CMOS Design[C]//Automation and Test in Europe,2005Pro-ceedings.2005:219-222.
• [24]Cho T B,Gray P R.A10b,20Msample/s,35mW pipeline A/D converter[J].IEEE J Solid-State Circuits,1995,30(3):166-172.
• [25]Yun Chiu,Gray P R,Nikolic B.A1.8V14b10MS/s pipelined ADC in0.18um CMOS with99dB SFDR[C]//Solid-State Circuits Conference,2004.Digest of Technical Papers.ISSCC.2004IEEE International.2004:458-539.
• [26]Dong-Young Chang,Gil-Cho Ahn,Un-Ku Moon.Sub-1-V design techniques for high-linearity multistage/pipelined analog-to-digital converters[J].Circuits and SystemsI:Regular Papers,IEEE Transactions,2005,52(1):
• [27]姚剑清.国内外CMOS ADC研发动态[J].电子产品世界,2000:62-63.
• [28]胡萍.四类运算放大器的技术发展趋势及其应用热点[EB/OL].[2005-09-09].http://www.eetchina.com/ART-8800376287-617703-45183b3a200509.HTM.